FORM P	TO-1449(M	odified)		ATTY, DOCK	ATTY, DOCKET NO.: A00312.70418/SJH/MXS SERIAL NO.: 10/039,867							
LIST OF PATENTS AND PUBLICASTICALS FOR APPLICANT'S				,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,								
), 	INFORMA	TION DESCRESIVE	EMENT	APPLICANT: Jieming Qi								
12 mg 2			FILING DATE	FILING DATE: December 20, 2001 GROU			UP: 2121					
U.S. PATENT DOCUMENTS Exam Ref Sub FILING DATE												
Exam Init			Date	Name		Cla	ss	Sub Class	FILING DATE If Appropriate			
	-		<u> </u>	 				- -				
·	 											
FOREIGN PATENT POSITIVE CO.												
Γ	FOREIGN PATENT DOCUMENTS Country & Pub. Sub Translation											
		Country & Doc. No. (11)	Pub. Date (43)			Cla	Class		Translation No			
						DI	=0	Class	U			
									2			
				•			MAR	2 7 20(
							أما	A Ceure	2100			
						Tec	JUOIO	34 00				
OTHER ART (Including Author, Title, Date, Pertinent Pages, Publication, Etc.)												
Abut-Khater et al. "Circuit Techniques for CMOS Low-Power High Performance Multiplic							tipliers",	ers", IEEE Journal of				
Wa	1	Solid-State Circ	Solid-State Circuits, Vol. 31, No. 10, October 1996, pp. 1535-1546;									
Goto et al., "A 4.1-ns Compact 54 X 54-b Multiplier Utilizing Sign-Select Booth Encoders", "IEEE J							EEE Journ	al of Solid-S	State			
			Circuits, Vol. 32, No. 11 November 1997; pp. 1676-1681;									
			Ohkubo et al., "A 4.4 ns CMOS 54 x 54-b Multiplier Using Pass-Transistor Multiplexer", IEEE Journal of Solid-State									
- 1			Circuits, Vol. 30, No. 3, March 1995, pp. 251-257;									
I (/	Yeh et al, "High-Speed Booth Encoded Parallel Multiplier Design" IEEE Transactions on Computers, Vol. 49, No. 7,											
- <u> </u>		July 2000, pp. 692-710										
<u> </u>	<u> </u>											
									•			
EXAMI	NER	1			DATE CONSIDER	ED		r/				

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered.